

RECEIVED  
CENTRAL FAX CENTER

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

NOV 06 2007

**Amendments to the Claims:**

The listing of claims will replace all prior versions and listings of claims in the application:

**5 Listing of Claims:**

1 (currently amended): A synchronous memory device with a single port memory unit,  
the synchronous memory device comprising:  
the single port memory unit for storing data according to a predetermined clock;  
a configurable write buffer electrically connected to the single port memory unit  
for storing data according to the predetermined clock and for transferring  
its stored data to the single port memory unit according to the  
predetermined clock;  
a write blocking logic electrically connected to the configurable write buffer for  
estimating a remaining data storage capacity of the configurable write  
buffer and controlling the configurable write buffer to store data according  
to the predetermined clock, and for controlling the configurable write  
buffer to transfer its stored data to the single port memory unit according to  
a write acknowledge signal, wherein the write blocking logic comprises:  
a first counter for counting the remaining data storage capability of the  
configurable write buffer;  
a write select counter electrically connected to the first counter for  
counting how many data the configurable write buffer has ever stored  
and generating a write select value; and  
a read select counter electrically connected to the first counter for counting  
how many data the configurable write buffer has ever transferred to  
the single port memory unit and generating a read select value; and  
the configurable write buffer comprises:  
a plurality of buffer modules for storing data;  
a demultiplexer electrically connected to the buffer modules for storing data  
to the configurable write buffer according to the write select ecounter

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

value; and

a multiplexer electrically connected to the buffer modules for transferring data stored in one of the buffer modules the configurable write buffer to the single port memory unit according to the read select counter value; and

5 an arbiter electrically connected to the write blocking logic and the single port memory unit for generating the write acknowledge signal.

2 (currently amended): The synchronous memory device of claim 1, wherein the write 10 blocking logic further comprises:

a first counter for counting the remaining data storage capacity of the configurable write buffer;

a write comparator electrically connected to the first counter for comparing the remaining data storage capacity of the configurable write buffer counted by 15 the first counter with a first predetermined count value and controlling the configurable write buffer to store data; and

a read comparator electrically connected to the first counter for comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a second predetermined count value and controlling the 20 configurable write buffer to transfer its stored data to the single port memory unit; and

wherein the write select counter is electrically connected to the first counter for counting how many data the configurable write buffer has ever stored and generating a write select value;

25 and the read select counter is electrically connected to the first counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and the configurable write buffer further comprises:

a plurality of buffer modules for storing data;

30 wherein the demultiplexer is electrically connected to the buffer modules for

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

~~storing data to one of the buffer modules according to the write select value; and~~

~~the multiplexer is electrically connected to the buffer modules for transferring data stored in one of the buffer modules to the single port memory unit according to the read select value.~~

5

3 (original): The synchronous memory device of claim 2, wherein the first counter has an initial count value equal to how many data the configurable write buffer can store and downward counts the remaining data storage capacity of the configurable write buffer, and the first predetermined count value is equal to zero.

10

4 (original): The synchronous memory device of claim 3, wherein the write comparator controls the configurable write buffer to stop storing data when comparing that the remaining data storage capacity of the configurable write buffer is equal to zero.

15

5 (original): The synchronous memory device of claim 3, wherein the read comparator controls the configurable write buffer to stop transferring its stored data to the single port memory unit when comparing that the remaining data storage capacity of the configurable write buffer is equal to how many data the configurable write buffer can store.

20

6 (currently amended): The synchronous memory device of ~~claim 2~~ claim 1, wherein the write select counter downward counts how many data the configurable write buffer has ever stored and generates the write select value.

25

7 (currently amended): The synchronous memory device of ~~claim 2~~ claim 1, wherein the read select counter downward counts how many data the configurable write buffer has ever transferred to the single port memory unit and generates the read

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

select value.

8 (currently amended): A synchronous\asynchronous memory device with a single port memory unit, the synchronous\asynchronous memory device comprising:  
5 the single port memory unit for storing data according to a read clock;  
a configurable write buffer electrically connected to the single port memory unit for storing data according to a write clock and for transferring its stored data to the single port memory unit according to the read clock;  
a write blocking logic electrically connected to the configurable write buffer for estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data according to the write clock, and for controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:  
10 a write counter for counting the remaining data storage capability of the configurable write buffer;  
15 a read counter for counting how many data in the configurable write buffer are ready to be transferred to the single port memory unit;  
a write select counter electrically connected to the write counter for counting how many data the configurable write buffer has ever stored in the configurable write buffer and generating a write select value;  
20 and  
a read select counter electrically connected to the read counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and  
25 the configurable write buffer comprises:  
a plurality of buffer modules for storing data;  
a demultiplexer electrically connected to the buffer modules for storing data to one of the buffer modules the configurable write buffer according to the write select counter value; and  
30

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

a multiplexer electrically connected to the buffer modules for transferring data stored in one of the buffer modules the configurable write buffer to the single port memory unit according to the read select counter value; and

5 an arbiter electrically connected to the write blocking logic and the single port memory unit for generating the write acknowledge signal.

9 (currently amended): The synchronous\asynchronous memory device of claim 8, wherein the write blocking logic further comprises:

10 a write counter for counting the remaining data storage capability of the configurable write buffer;

a read counter for counting how many data in the configurable write buffer ready to be transferred to the single port memory unit;

15 a read\write synchronizer electrically connected between the write counter and the read counter for changing signals synchronizing with the read clock to signals synchronizing with the write clock;

a write\read synchronizer electrically connected between the write counter and the read counter for changing signals synchronizing with the write clock to signals synchronizing with the read clock;

20 a write comparator electrically connected to the write counter for comparing the remaining data storage capacity of the configurable write buffer counted by the write counter with a first predetermined count value and controlling the configurable write buffer to store data; and

25 a read comparator electrically connected to the read counter for comparing how many data in the configurable write buffer are ready to be transferred to the single port memory unit with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit according to the read clock;

wherein the write select counter is electrically connected to the write counter for counting how many data the configurable write buffer has ever stored and

30

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

generating a write select value;

and the read select counter electrically is connected to the read counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value;

5 and the configurable write buffer further comprises:

a plurality of buffer modules for storing data;

wherein the demultiplexer is electrically connected to the buffer modules for storing data to one of the buffer modules according to the write select value; and

10 the multiplexer electrically is connected to the buffer modules for transferring data stored in one of the buffer modules to the single port memory unit according to the read select value.

10 (currently amended): A computer system comprising:

15 a first computer operating on a first clock;

a second computer operating on a second clock different from the first clock;

and

a memory device comprising:

20 a single port memory unit for storing data according to the first clock;

a configurable write buffer electrically connected to the single port memory unit for storing data transferred from the first computer according to the first clock and for transferring its stored data to the single port memory unit according to the second clock;

25 a write blocking logic electrically connected to the configurable write buffer for estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data transferred from the first computer according to the first clock, and for controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

a write counter for counting the remaining data storage capability of the configurable write buffer;  
a read counter for counting how many data in the configurable write buffer are ready to be transferred to the single port memory unit;  
5 a write select counter electrically connected to the write counter for counting how many data the configurable write buffer has ever stored and generating a write select value; and  
a read select counter electrically connected to the read counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and  
10 the configurable write buffer comprises:  
a plurality of buffer modules for storing data;  
a demultiplexer electrically connected to the buffer modules for storing data to one of the buffer modules the configurable write buffer according to the write select counter value; and  
15 a multiplexer electrically connected to the buffer modules for transferring data stored in one of the buffer modules the configurable write buffer to the single port memory unit according to the read select counter value; and  
20 an arbiter electrically connected to the write blocking logic and the single port memory unit for generating the write acknowledge signal.

11 (cancelled)  
25  
12 (new): A synchronous memory device with a single port memory unit, the synchronous memory device comprising:  
the single port memory unit for storing data according to a predetermined clock;  
a configurable write buffer electrically connected to the single port memory unit  
30 for storing data according to the predetermined clock and for transferring

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

its stored data to the single port memory unit according to the predetermined clock;

5        a write blocking logic electrically connected to the configurable write buffer for estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data according to the predetermined clock, and for controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:

10      a first counter for counting the remaining data storage capability of the configurable write buffer;

15      a write comparator electrically connected to the first counter for comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a first predetermined count value and controlling the configurable write buffer to store data;

20      a read comparator electrically connected to the first counter for comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit;

25      a write select counter electrically connected to the first counter for counting how many data the configurable write buffer has ever stored and generating a write select value; and

30      a read select counter electrically connected to the first counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and the configurable write buffer comprises:

          a plurality of buffer modules for storing data;

          a demultiplexer electrically connected to the buffer modules for storing data to the configurable write buffer according to the write select value; and

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

a multiplexer electrically connected to the buffer modules for transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and  
an arbiter electrically connected to the write blocking logic and the single port  
5 memory unit for generating the write acknowledge signal.

13 (new): A synchronous\asynchronous memory device with a single port memory unit, the synchronous\asynchronous memory device comprising:  
the single port memory unit for storing data according to a read clock;  
10 a configurable write buffer electrically connected to the single port memory unit for storing data according to a write clock and for transferring its stored data to the single port memory unit according to the read clock;  
a write blocking logic electrically connected to the configurable write buffer for estimating a remaining data storage capacity of the configurable write  
15 buffer and controlling the configurable write buffer to store data according to the write clock, and for controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:  
a write counter for counting the remaining data storage capability of the  
20 configurable write buffer;  
a read counter for counting how many data in the configurable write buffer are ready to be transferred to the single port memory unit;  
a read\write synchronizer electrically connected between the write counter and the read counter for changing signals synchronizing with the read  
25 clock to signals synchronizing with the write clock;  
a write\read synchronizer electrically connected between the write counter and the read counter for changing signals synchronizing with the write clock to signals synchronizing with the read clock;  
a write comparator electrically connected to the write counter for  
30 comparing the remaining data storage capacity of the configurable

Appl. No. 10/711,738  
Reply to Office action of August 24, 2007

5

write buffer counted by the write counter with a first predetermined count value and controlling the configurable write buffer to store data; a read comparator electrically connected to the read counter for comparing how many data in the configurable write buffer are ready to be transferred to the single port memory unit with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit according to the read clock;

10 a write select counter electrically connected to the write counter for counting how many data the configurable write buffer has ever stored and generating a write select value; and

15 a read select counter electrically connected to the read counter for counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and the configurable write buffer comprises:

a plurality of buffer modules for storing data;

a demultiplexer electrically connected to the buffer modules for storing data to one of the buffer modules according to the write select value; and

20 a multiplexer electrically connected to the buffer modules for transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and

an arbiter electrically connected to the write blocking logic and the single port memory unit for generating the write acknowledge signal.